# Fast Quantum Modular Exponentiation

Rodney Van Meter rdv@tera.ics.keio.ac.jp

EQIS 2004

# Goal

Establish fast quantum modular exponentiation algorithms to run Shor's algorithm on various quantum computer architectures, using the best available quantum and classical techniques. This will support performance analysis of both architectures and algorithms, benefiting near-term experimentation and long-term research planning.

### Basic Idea

Speed is critical, and subject to: • clock speed • algorithm • architecture In this work, we have concentrated on the latter two elements, understanding the constraints of architecture and searching for the best algorithms to match each architecture.

# Architectural Features

The three most important features of an architecture, in terms of its ability to run algorithms efficiently, are:

number of qubits

· the ability to run multiple gates concurrently

• the interconnect capability of the system: can gates happen between neighbors only, or any arbitrary pair of qubits?

We use architectural descriptions with important features that help us understand performance. AC supports long-distance gates, while NTC supports only operations on nearest neighbors.

#### AC: Long-Distance Gates

Two frames from an animation showing long-distance gates on an AC architecture. O(log n) possible, depending on algorithm.



# NTC: 1D Layout, Neighbors Only

Position first, then do action gates Only 1 new neighbor after each swap What's the performance penalty? O(n) performance at best.



#### Taking Advantage of Space



The primary use of large amounts of space is parallel multiplication. Graph is execution latency (circuit depth) for exponentiating 128 bits on an AC architecture, for several different algorithms.

# Modular Exponentiation in Shor's Algorithm

Modular exponentiation is the dominant cost in Shor's algorithm. 2n classical modular multiplications and n quantum modular multiplications are used in the standard method.

To factor the *n* bit number N, we must  $\frac{1}{\sqrt{q}} \sum_{j=0}^{q-1} |a^j \mod N \rangle$ evolve to hold:

Binary expansion of  $x : x_{n-1} x_{n-2} \dots x_0$ 

Let  $d_j = a^{2^j} \mod N$  $d_j$  values are computed classically<sup>3</sup>.  $a^{x} \mod N = \prod_{j=0}^{n-1} d_{j}^{x_{j}} \mod N$ 

# Faster Algorithms

We use a variety of techniques to accelerate the basic computations in modular exponentiation. Parallel multiplication is critical, and improvements in modulo arithmetic and argument handling help.

Below we show one of the most important optimizations, a faster adder, and compare it to the standard one.

## Conditional-Sum Adder



(Variants used in both major exponentiation algorithms, VBE (quant-ph/9511018) and BCDP (quant-ph/9602016).)

# Results

Algorithms that are up to 700 times faster than basic algorithms, when 100n qubits of storage are available, for factoring a 128-bit number. Our algorithms are O(n^2 log n) for nearest-neighbor architectures, and O(n log^2 n) for long-distance-gate architectures.

## Latency for Mod Exp (128 bits)

AC gates	perf	TC gates	perf	NTC gates	perf
1.25E+08	1	4.99 E+08	1	8.32E+08	1
4.96E+07	2.5	1.32 E+08	3.7	4.64E+08	1.8
7.56E+06	16	3.03E+07	16	5.05E+07	17
2.53E+06	49	6.71E+06	74	2.36E+07_	35
2.65E+07	4.7	1.07E+08	4.7	1.77E+08	4.7
3.71E+05	336	1.38E+06	360	1.71E+07	49
1.22E+06	102	4.89E+06	102	8.11E+06	103
2.19E+05	570	N/A		N/A	
1.71E+05	727	N/A		N/A	
	AC gates 1.25E+08 4.96E+07 7.56E+06 2.53E+06 2.65E+07 3.71E+05 1.22E+06 2.19E+05 1.71E+05	AC gates perf 1.25E+08 1 4.96E+07 2.5 7.56E+06 16 2.53E+06 49 2.65E+07 4.7 3.71E+05 336 1.22E+06 102 2.19E+05 570 1.71E+05 727	AC gates perf TC gates 1.25E+08 1 4.99E+08 4.96E+07 2.5 1.32E+08 7.56E+06 16 3.03E+07 2.53E+06 49 6.71E+06 2.55E+07 4.7 1.07E+08 3.71E+05 336 1.38E+06 1.22E+06 102 4.89E+06 2.19E+05 570 N/A 1.71E+05 727 N/A	AC gates perf TC gates perf 1.25E+08 1 4.99E+08 1 4.96E+07 2.5 1.32E+08 3.7 7.56E+06 16 3.03E+07 16 2.53E+06 49 6.71E+06 74 2.65E+07 4.7 1.07E+08 4.7 3.71E+05 336 1.38E+06 360 1.22E+06 102 4.89E+06 102 2.19E+05 570 N/A 1.71E+05 722 N/A	AC gates perf TC gates perf NTC gates 1.25E+08 1 4.99E+08 1 8.32E+08 4.96E+07 2.5 1.32E+08 3.7 4.64E+08 7.56E+06 16 3.03E+07 16 5.05E+07 2.53E+06 49 6.71E+06 74 2.36E+07 4.7 1.07E+08 4.7 1.77E+08 3.71E+05 336 1.38E+06 360 1.71E+02 1.22E+05 102 4.89E+06 102 8.11E+06 2.19E+05 570 N/A N/A

Algorithms **B**, **C**, **D**, **E**, **VBE(100n)**, **BCDP(100n)** use 100n storage; others use 5n-7n

gates for AC are CCNOT, others are CNOT

#### Future Work

We are currently examining the full impact of clock speed, and have begun investigations into different physical topologies and performing these algorithms on fault-tolerant, error-corrected qubits.

#### References

1) P. Shor, "Polynomial time algorithms for prime factorization and discrete logarithms on a quantum computer", *SIAM J. Comp.*, 1997.

R. Van Meter and K. M. Itoh, "Fast Quantum Modular Exponentiation," quant-ph/0408006.
V. Vedral *et al.*, PRA, 1996 (VBE algo.).

4) D. Beckman et al., PRA, 1996 (BCDP algo.).

5) Fowler et al., QIC, 2004, quant-ph/0402196

6) Draper et al., EQIS 2004, quant-ph/0406142.