慶應義塾大学
2010年度 秋学期
コンピューター・アーキテクチャ
Computer Architecture
第4回 10月19日 Lecture 4, October 19:
プロセッサー：命令の基本
Processors: Basics of Instruction Sets
Outline of This Lecture
- Review: Numbers and Arithmetic
- Review: Processor Performance Equation
- Instruction Sets
- The basic idea
- Basic parts of a CPU
- Memory types and uses
- Instruction set classes
- Types of instructions
- Memory addressing
- What an instruction looks like
- Homework
Review: Numbers and Arithmetic
- Numbers: Binary & Hexadecimal
- Integer: Addition, Subtraction, Multiplication
- Floating Point: Understand how to use, but not implementation
details
Review: プロセッサー・パフォマンス定式
The Processor Performance Equation
| CPU time = |
(seconds
)/
program
|
= |
(Instructions
)/
program
|
× |
(Clock cycles
)/
Instruction
|
× |
(Seconds
)/
Clock cycle
|
Instruction Sets
- CPUs execute instructions (命令)
- The data for those instructions comes from memory
(stack or heap) or registers
- An instruction includes an opcode
- Instructions may be ALU, data movement,
or control flow instructions
命令：基本の概念
Instructions: the Basic Idea
Computers execute instructions, which are usually compiled by
a compiler, a piece of software that translates human-readable
(usually ASCII) code into computer-readable binary.
コンピューターが命令を実行する。その命令はコンパイラーが人間の
読めるプログラムから通訳してある。例えば：
LOAD R1, A
ADD R1, R3
STORE R1, A
This example shows three instructions, to be executed sequentially.
The first instruction LOADs a value into register R1
from memory (we will come back to how the value that is loaded into R1
is found in a minute). The second instruction ADDs the
contents of register R3 into register R1, then the third
instruction STOREs the result into the original memory
location.
CPU: the Central Processing Unit
ちょっと抽象的な絵ですが：
簡単に説明すると、CPUはこの機能の部品がある：
- Instruction fetcherは命令をメモリーから読む。 The
instruction fetcher reads instructions from memory.
- Instruction decoderはその命令どのことか、処理する部分。メモ
リーからデータを読まなければならいかどうかを決める。
The instruction decoder decides what type of instruction is
being executed, and fetches data from memory if necessary.
- Memory interfaceは命令のために、メモリーを読んだり書いたり
する。 The memory interface reads and writes data from memory for
the instructions.
- RegistersはCPUの中のメモリーです。The registers are the
on-chip memory.
- ALU, Arithmetic and Logic Unit,は数学と論理の命令を実行する。
The ALU is the Arithmetic and Logic Unit actually
executes, as the name says, arithmetic and logical instructions.
メモリー（記録）：レジスター、スタック、ヒープ
Memory: Registers, Stacks, and Heaps
- Registers: Special memory inside the CPU chip. There are
typically only a few registers in a CPU. They are fast, but
expensive.
- Main Memory: Random Access Memory (RAM) is the
largest amount of memory in your system; you may have 512 megabytes
or more in your laptop. RAM is typically used in several ways:
- Stack: Also called a push-down stack, this area
of memory is used to keep values used as local variables
by functions in the program.
- Heap: Memory allocated to hold global variables
for the program.
- Binary/text segment: The program itself.
It is the job of the compiler to decide how to use the registers,
stack, and heap most efficiently. Note that these functions apply to
both user programs, or applications, and
the operating system kernel.
命令の種類
Types of Instructions
- ALU
- Integer arithmetic
- Bitfield and logical operations
- Floating point arithmetic (often handled in separate part of
the computer known as an FPU, or floating point
unit)
- Data load/store, stack push/pop
- Control flow
- Unconditional branch
- Conditional branch
- Function call/return
Classes of Instructions Sets
- Stack architecture
- Accumulator architecture
- General-purpose register architecture
- Register-memory
- Load-store
The diagram below shows how data flows in the CPU, depending on the
class of instruction set. (TOS = Top of Stack)
Memory Addressing
Each operand of an instruction must be fetched before the instruction
can be executed. Data may come from
- Immediate or literal data (limited to less than a
full word)
- Registers
- Register indirect
- Register displacement
(There are other addressing modes, as well, which we will not
discuss.)
| Immediate |
ADD R4,#3 |
Regs[R4] ← Regs[R4] + 3 |
| Register |
ADD R4,R3 |
Regs[R4] ← Regs[R4] + Regs[R3] |
| Register Indirect |
ADD R4, (R1) |
Regs[R4] ← Regs[R4] + Mem[Regs[R1]] |
| Displacement |
ADD R4, 100(R1) |
Regs[R4] ← Regs[R4] + Mem[100+Regs[R1]] |
Depending on the instruction, the data may be one of several sizes
(using common modern terminology):
- A byte (8 bits, today)
- A half word (16 bits)
- A word (32 bits)
- A double word (64 bits)
What an Instruction Looks Like
An instruction must contain the following:
- An opcode, the operation code that identifies the instruction.
- Address type for zero or more arguments (sometimes,
implicit in the instruction).
- Addresses (or immediate data) for zero or more arguments.
Some architectures always use the same number of arguments, others use
variable numbers. In some architectures, the addressing information
and address are always the same length; in others they are
variable.
In general, the arithmetic instructions are either two address
or three address. Two-address operations modify one of the
operands, e.g.
ADD R1, R3 ; R1 = R1 + R3
whereas three-address operations specify a separate result register,
e.g.
ADD R1, R2, R3 ; R3 = R1 + R2
(n.b.: in some assembly languages, the target is specified first; in
others, it is specified last.)
The MIPS architecture, developed in part by Professors Patterson and
Hennessy, is relatively easy to understand. Its instructions are
always 32 bits, of which 6 bits are the opcode (giving a
maximum of 64 opcodes). rs and rt are
the source and target registers, respectively. (Those fields are five
bits; how many registers can the architecture support?) Instructions
are one of three forms:
宿題
Homework
This week's homework (submit via email):
１、以前書いた”hello, world!”プログラムをアセンブリコードにしてください
-1、プロセッサタイプを調べてください
-2、自分のプロセッサの命令セットのマニュアルを探して来なさい。大抵のものはWebで見つかります。
-3、load-store, register-memory, accumulatorなどのうち、自分のプロセッサはどのような命令セットで動いているか調べなさい。
-4、自分のプロセッサがスタックを降順で作成するか昇順で作成するか調べなさい。(ヒント：デバッガを使用すること）
-5、自分のプロセッサはいくつのオプコードを持っているか調べ、一つの命令中のオプコードフィールドの長さがどのくらいか調べなさい。
-6、自分のプロセッサがいくつのアドレッシングモードを持っているか調べなさい。
２、int型計算において、自分のプロセッサが一秒間にどれだけの命令処理を行うか速度を持つか調べるプログラムを書きなさい。四則演算についてテストしてみること。（ヒント：正しく測定するためには何度も実験を行う必要があります。Unixライクのコンピュータを使っているならtimeコマンドを利用すると便利です。）
３、２番と同じ事を、浮動小数点演算について行いなさい。 Include
source, output, how you measured time, and the number of instructions
per second in your results. Tell me how many of each type of
instruction you executed.
４、教室に持ってくるPCにspim
microprocessor（http://pages.cs.wisc.edu/~larus/spim.html）をインストー
ルしておくこと。
- Take your "hello, world" program and compile to
assembly code. (You should have already done this before.)
- What type of processor is your system?
- Find a copy of the Instruction Set Reference Manual for
your processor (it should be available online somewhere). Tell me
where you found it.
- What class of instruction set is your processor,
load-store, register-memory, or accumulator? (It's unlikely to be
a pure stack machine.)
- Determine if your stack grows up or down. Using
a recursive function might be the best way to do this.
(You may want to use a debugger for this.)
- How many different opcodes are there for your
processor? How long is the opcode field in an instruction?
- How many different addressing modes does your processor
have?
- Write a program to test the speed of your processor on integer
arithmetic, in operations per second. Test the four basic
functions: add, subtract, multiply, divide. Be careful: you will
have to execute many instructions to get a good measurement!
If you are using a Unix-like machine (or Cygwin), you may use the
"time" command, or the equivalent on Windows.
- Write a program to test the speed of your processor on
floating-point arithmetic, in operations per second. Test the four
basic functions: add, subtract, multiply, divide. Include your
source code, the program output, and how you timed the results.
- Install
the spim
microprocessor onto your machine.
Next Lecture
Next lecture:
第5回 10月27日
Lecture 3, October 27: Processors: Instruction Sets and the Data Path
Readings for next time:
- Follow-up from this lecture:
- P-H: Ch. 2
- H-P: Appendix B.1 - B.7
- For next time:
Additional Information
その他